mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2026-08-09 06:14:34 +02:00
Yazen GhannamandBorislav Petkov (AMD)
eeb3f76d73
The MCA threshold limit generally is not something that needs to change during runtime. It is common for a system administrator to decide on a policy for their managed systems. If MCA thresholding is OS-managed, then the threshold limit must be set at every boot. However, many systems allow the user to set a value in their BIOS. And this is reported through an APEI HEST entry even if thresholding is not in FW-First mode. Use this value, if available, to set the OS-managed threshold limit. Users can still override it through sysfs if desired for testing or debug. APEI is parsed after MCE is initialized. So reset the thresholding blocks later to pick up the threshold limit. Signed-off-by: Yazen Ghannam <yazen.ghannam@amd.com> Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de> Link: https://lore.kernel.org/20251104-wip-mca-updates-v8-0-66c8eacf67b9@amd.com
53 lines
1.3 KiB
C
53 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Arch-specific APEI-related functions.
|
|
*/
|
|
|
|
#include <acpi/apei.h>
|
|
|
|
#include <asm/mce.h>
|
|
#include <asm/tlbflush.h>
|
|
|
|
int arch_apei_enable_cmcff(struct acpi_hest_header *hest_hdr, void *data)
|
|
{
|
|
#ifdef CONFIG_X86_MCE
|
|
int i;
|
|
struct acpi_hest_ia_corrected *cmc;
|
|
struct acpi_hest_ia_error_bank *mc_bank;
|
|
|
|
cmc = (struct acpi_hest_ia_corrected *)hest_hdr;
|
|
if (!cmc->enabled)
|
|
return 0;
|
|
|
|
mce_save_apei_thr_limit(cmc->notify.error_threshold_value);
|
|
|
|
/*
|
|
* We expect HEST to provide a list of MC banks that report errors
|
|
* in firmware first mode. Otherwise, return non-zero value to
|
|
* indicate that we are done parsing HEST.
|
|
*/
|
|
if (!(cmc->flags & ACPI_HEST_FIRMWARE_FIRST) ||
|
|
!cmc->num_hardware_banks)
|
|
return 1;
|
|
|
|
pr_info("HEST: Enabling Firmware First mode for corrected errors.\n");
|
|
|
|
mc_bank = (struct acpi_hest_ia_error_bank *)(cmc + 1);
|
|
for (i = 0; i < cmc->num_hardware_banks; i++, mc_bank++)
|
|
mce_disable_bank(mc_bank->bank_number);
|
|
#endif
|
|
return 1;
|
|
}
|
|
|
|
void arch_apei_report_mem_error(int sev, struct cper_sec_mem_err *mem_err)
|
|
{
|
|
#ifdef CONFIG_X86_MCE
|
|
apei_mce_report_mem_error(sev, mem_err);
|
|
#endif
|
|
}
|
|
|
|
int arch_apei_report_x86_error(struct cper_ia_proc_ctx *ctx_info, u64 lapic_id)
|
|
{
|
|
return apei_smca_report_x86_error(ctx_info, lapic_id);
|
|
}
|