mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2026-08-14 06:22:34 +02:00
Sumit Gupta
16868fd4b7
Add the complete set of TEGRA264_MEMORY_CLIENT_* IDs exposed by the Tegra264 MC. Signed-off-by: Sumit Gupta <sumitg@nvidia.com> Link: https://patch.msgid.link/20260518124306.2071481-3-sumitg@nvidia.com Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
424 lines
16 KiB
C
424 lines
16 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/* Copyright (c) 2025, NVIDIA CORPORATION. All rights reserved. */
|
|
|
|
#ifndef DT_BINDINGS_MEMORY_NVIDIA_TEGRA264_H
|
|
#define DT_BINDINGS_MEMORY_NVIDIA_TEGRA264_H
|
|
|
|
#define TEGRA264_SID(x) ((x) << 8)
|
|
|
|
/*
|
|
* SMMU stream IDs
|
|
*/
|
|
|
|
#define TEGRA264_SID_AON TEGRA264_SID(0x01)
|
|
#define TEGRA264_SID_APE TEGRA264_SID(0x02)
|
|
#define TEGRA264_SID_ETR TEGRA264_SID(0x03)
|
|
#define TEGRA264_SID_BPMP TEGRA264_SID(0x04)
|
|
#define TEGRA264_SID_DCE TEGRA264_SID(0x05)
|
|
#define TEGRA264_SID_EQOS TEGRA264_SID(0x06)
|
|
#define TEGRA264_SID_GPCDMA TEGRA264_SID(0x08)
|
|
#define TEGRA264_SID_DISP TEGRA264_SID(0x09)
|
|
#define TEGRA264_SID_HDA TEGRA264_SID(0x0a)
|
|
#define TEGRA264_SID_HOST1X TEGRA264_SID(0x0b)
|
|
#define TEGRA264_SID_ISP0 TEGRA264_SID(0x0c)
|
|
#define TEGRA264_SID_ISP1 TEGRA264_SID(0x0d)
|
|
#define TEGRA264_SID_PMA0 TEGRA264_SID(0x0e)
|
|
#define TEGRA264_SID_FSI0 TEGRA264_SID(0x0f)
|
|
#define TEGRA264_SID_FSI1 TEGRA264_SID(0x10)
|
|
#define TEGRA264_SID_PVA TEGRA264_SID(0x11)
|
|
#define TEGRA264_SID_SDMMC0 TEGRA264_SID(0x12)
|
|
#define TEGRA264_SID_MGBE0 TEGRA264_SID(0x13)
|
|
#define TEGRA264_SID_MGBE1 TEGRA264_SID(0x14)
|
|
#define TEGRA264_SID_MGBE2 TEGRA264_SID(0x15)
|
|
#define TEGRA264_SID_MGBE3 TEGRA264_SID(0x16)
|
|
#define TEGRA264_SID_MSSSEQ TEGRA264_SID(0x17)
|
|
#define TEGRA264_SID_SE TEGRA264_SID(0x18)
|
|
#define TEGRA264_SID_SEU1 TEGRA264_SID(0x19)
|
|
#define TEGRA264_SID_SEU2 TEGRA264_SID(0x1a)
|
|
#define TEGRA264_SID_SEU3 TEGRA264_SID(0x1b)
|
|
#define TEGRA264_SID_PSC TEGRA264_SID(0x1c)
|
|
#define TEGRA264_SID_OESP TEGRA264_SID(0x23)
|
|
#define TEGRA264_SID_SB TEGRA264_SID(0x24)
|
|
#define TEGRA264_SID_XSPI0 TEGRA264_SID(0x25)
|
|
#define TEGRA264_SID_TSEC TEGRA264_SID(0x29)
|
|
#define TEGRA264_SID_UFS TEGRA264_SID(0x2a)
|
|
#define TEGRA264_SID_RCE TEGRA264_SID(0x2b)
|
|
#define TEGRA264_SID_RCE1 TEGRA264_SID(0x2c)
|
|
#define TEGRA264_SID_VI TEGRA264_SID(0x2e)
|
|
#define TEGRA264_SID_VI1 TEGRA264_SID(0x2f)
|
|
#define TEGRA264_SID_VIC TEGRA264_SID(0x30)
|
|
#define TEGRA264_SID_XUSB_DEV TEGRA264_SID(0x32)
|
|
#define TEGRA264_SID_XUSB_DEV1 TEGRA264_SID(0x33)
|
|
#define TEGRA264_SID_XUSB_DEV2 TEGRA264_SID(0x34)
|
|
#define TEGRA264_SID_XUSB_DEV3 TEGRA264_SID(0x35)
|
|
#define TEGRA264_SID_XUSB_DEV4 TEGRA264_SID(0x36)
|
|
#define TEGRA264_SID_XUSB_DEV5 TEGRA264_SID(0x37)
|
|
|
|
/*
|
|
* memory client IDs
|
|
*/
|
|
|
|
/* PTW read client mapped to SOC SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_PTCR 0x00
|
|
/* HOST1X read client */
|
|
#define TEGRA264_MEMORY_CLIENT_HOST1XR 0x16
|
|
#define TEGRA264_MEMORY_CLIENT_MPCORER 0x27
|
|
/* Platform security (PSC) Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PSCR 0x33
|
|
/* PSC Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PSCW 0x34
|
|
/* ISP0 Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP0R 0x37
|
|
#define TEGRA264_MEMORY_CLIENT_MPCOREW 0x39
|
|
/* ISP0 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP0W 0x44
|
|
/* ISP1 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP1W 0x45
|
|
/* ISP FALCON Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISPFALCONR 0x47
|
|
/* ISP FALCON Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISPFALCONW 0x4f
|
|
/* MGBE2 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE2R 0x5c
|
|
#define TEGRA264_MEMORY_CLIENT_OFAR2MC 0x5d
|
|
#define TEGRA264_MEMORY_CLIENT_OFAW2MC 0x5e
|
|
/* MGBE2 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE2W 0x5f
|
|
/* MGBE3 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE3R 0x61
|
|
/* MGBE3 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE3W 0x65
|
|
/* SEU1 Memory Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU1RD 0x68
|
|
/* SEU1 Memory Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU1WR 0x69
|
|
/* VIC read client */
|
|
#define TEGRA264_MEMORY_CLIENT_VICR 0x6c
|
|
/* VIC Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_VICW 0x6d
|
|
/* VI R5 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_VIW 0x72
|
|
/* QSPI Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XSPI0R 0x75
|
|
/* QSPI Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XSPI0W 0x76
|
|
#define TEGRA264_MEMORY_CLIENT_NVDECSRD2MC 0x78
|
|
#define TEGRA264_MEMORY_CLIENT_NVDECSWR2MC 0x79
|
|
/* Audio processor(APE) Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_APER 0x7a
|
|
/* Audio processor(APE) Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_APEW 0x7b
|
|
/* SEU0 read client */
|
|
#define TEGRA264_MEMORY_CLIENT_SER 0x80
|
|
/* SEU0 write client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEW 0x81
|
|
/* AXI AP and DFD/Coresight1-AUX0/1 Read clients both share the same interface on MSS */
|
|
#define TEGRA264_MEMORY_CLIENT_AXIAPR 0x82
|
|
/* AXI AP and DFD/Coresight1-AUX0/1 Write clients both share the same interface on MSS */
|
|
#define TEGRA264_MEMORY_CLIENT_AXIAPW 0x83
|
|
/* ETR or DFD/Coresight0 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_ETRR 0x84
|
|
/* ETR or DFD/Coresight0 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_ETRW 0x85
|
|
/* Security(tsec) Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_TSECR 0x86
|
|
/* Security(tsec) Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_TSECW 0x87
|
|
/* BPMP read client */
|
|
#define TEGRA264_MEMORY_CLIENT_BPMPR 0x93
|
|
/* BPMP write client */
|
|
#define TEGRA264_MEMORY_CLIENT_BPMPW 0x94
|
|
/* AON Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_AONR 0x97
|
|
/* AON write client */
|
|
#define TEGRA264_MEMORY_CLIENT_AONW 0x98
|
|
/* GPCDMA debug Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_GPCDMAR 0x99
|
|
/* GPCDMA debug Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_GPCDMAW 0x9a
|
|
/* Audio DMA Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_APEDMAR 0x9f
|
|
/* Audio DMA Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_APEDMAW 0xa0
|
|
/* mss internal memqual MIU0 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU0R 0xa6
|
|
/* mss internal memqual MIU0 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU0W 0xa7
|
|
/* mss internal memqual MIU1 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU1R 0xa8
|
|
/* mss internal memqual MIU1 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU1W 0xa9
|
|
/* mss internal memqual MIU2 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU2R 0xae
|
|
/* mss internal memqual MIU2 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU2W 0xaf
|
|
/* mss internal memqual MIU3 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU3R 0xb0
|
|
/* mss internal memqual MIU3 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU3W 0xb1
|
|
/* mss internal memqual MIU4 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU4R 0xb2
|
|
/* mss internal memqual MIU4 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU4W 0xb3
|
|
#define TEGRA264_MEMORY_CLIENT_GPUR02MC 0xb6
|
|
#define TEGRA264_MEMORY_CLIENT_GPUW02MC 0xb7
|
|
/* VI Falcon Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_VIFALCONR 0xbc
|
|
/* VI Falcon Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_VIFALCONW 0xbd
|
|
/* Read Client of RCE */
|
|
#define TEGRA264_MEMORY_CLIENT_RCER 0xd2
|
|
/* Write client of RCE */
|
|
#define TEGRA264_MEMORY_CLIENT_RCEW 0xd3
|
|
#define TEGRA264_MEMORY_CLIENT_NVENC1SRD2MC 0xd6
|
|
#define TEGRA264_MEMORY_CLIENT_NVENC1SWR2MC 0xd7
|
|
/* PCIE0/MSI Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE0W 0xd9
|
|
/* PCIE1/RPX4 Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE1R 0xda
|
|
/* PCIE1/RPX4 Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE1W 0xdb
|
|
/* PCIE2/DMX4 Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE2AR 0xdc
|
|
/* PCIE2/DMX4 Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE2AW 0xdd
|
|
/* PCIE3/RPX4 Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE3R 0xde
|
|
/* PCIE3/RPX4 Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE3W 0xdf
|
|
/* PCIE4/DMX8 Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE4R 0xe0
|
|
/* PCIE4/DMX8 Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE4W 0xe1
|
|
/* PCIE5/DMX4 Read clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE5R 0xe2
|
|
/* PCIE5/DMX4 Write clients */
|
|
#define TEGRA264_MEMORY_CLIENT_PCIE5W 0xe3
|
|
/* mss internal memqual MIU5 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU5R 0xfc
|
|
/* mss internal memqual MIU5 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU5W 0xfd
|
|
/* mss internal memqual MIU6 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU6W 0xff
|
|
#define TEGRA264_MEMORY_CLIENT_RISTR 0x100
|
|
#define TEGRA264_MEMORY_CLIENT_RISTW 0x101
|
|
/* OESP (Pluton) Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_OESPR 0x102
|
|
/* OESP (Pluton) Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_OESPW 0x103
|
|
/* mss internal memqual MIU7 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU7W 0x105
|
|
/* mss internal memqual MIU8 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU8R 0x106
|
|
/* mss internal memqual MIU8 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU8W 0x107
|
|
/* mss internal memqual MIU9 reads */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU9R 0x108
|
|
/* mss internal memqual MIU9 writes */
|
|
#define TEGRA264_MEMORY_CLIENT_MIU9W 0x109
|
|
/* HWPM Write Interface */
|
|
#define TEGRA264_MEMORY_CLIENT_PMA0AWR 0x122
|
|
#define TEGRA264_MEMORY_CLIENT_NVJPG1SRD2MC 0x123
|
|
#define TEGRA264_MEMORY_CLIENT_NVJPG1SWR2MC 0x124
|
|
/* CTW read client mapped to SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU0CTWR 0x12e
|
|
/* CMDQV read client mapped to SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU0CMDQVR 0x12f
|
|
/* CMDQV write client mapped to SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU0CMDQVW 0x130
|
|
/* EVNTQ write client mapped to SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU0EVNTQW 0x131
|
|
/* PTW read client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1PTWR 0x132
|
|
/* CTW read client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1CTWR 0x134
|
|
/* CMDQV read client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1CMDQVR 0x135
|
|
/* CMDQV write client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1CMDQVW 0x136
|
|
/* EVNTQ write client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1EVNTQW 0x137
|
|
/* PTW read client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2PTWR 0x138
|
|
/* CTW read client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2CTWR 0x13a
|
|
/* CMDQV read client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2CMDQVR 0x13b
|
|
/* CMDQV write client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2CMDQVW 0x13c
|
|
/* EVNTQ write client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2EVNTQW 0x13d
|
|
/* CMDQ read client mapped to SMMU0 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU0CMDQR 0x144
|
|
/* CMDQ read client mapped to SMMU1 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU1CMDQR 0x145
|
|
/* CMDQ read client mapped to SMMU2 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU2CMDQR 0x146
|
|
/* Audio processor1(APE1) Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_APE1R 0x150
|
|
/* Audio processor1(APE1) Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_APE1W 0x151
|
|
/* UFS Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_UFSR 0x15c
|
|
/* UFS write client */
|
|
#define TEGRA264_MEMORY_CLIENT_UFSW 0x15d
|
|
/* XUSB HOST Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEVR 0x166
|
|
/* XUSB HOST Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEVW 0x167
|
|
/* XUSB SS0 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV1R 0x168
|
|
/* XUSB SS1 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV2W 0x169
|
|
/* XUSB SS2 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV3R 0x16a
|
|
/* XUSB SS2 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV3W 0x16b
|
|
/* XUSB SS3 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV4R 0x16c
|
|
/* XUSB SS3 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV4W 0x16d
|
|
/* XUSB DEV Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV5R 0x16e
|
|
/* XUSB DEV Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV5W 0x16f
|
|
/* DCE Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_DCER 0x17a
|
|
/* DCE Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_DCEW 0x17b
|
|
/* HDA Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_HDAR 0x17c
|
|
/* HDA Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_HDAW 0x17d
|
|
/* DISPNISO read client */
|
|
#define TEGRA264_MEMORY_CLIENT_DISPNISOR 0x17e
|
|
/* DISPNISO write client */
|
|
#define TEGRA264_MEMORY_CLIENT_DISPNISOW 0x17f
|
|
/* XUSB SS0 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV1W 0x180
|
|
/* XUSB SS1 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_XUSB_DEV2R 0x181
|
|
/* Disp ISO Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_DISPR 0x182
|
|
/* MSSSEQ Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_MSSSEQR 0x185
|
|
/* MSSSEQ Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_MSSSEQW 0x186
|
|
/* PTW read client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3PTWR 0x18b
|
|
/* CTW read client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3CTWR 0x18d
|
|
/* CMDQV read client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3CMDQVR 0x18e
|
|
/* CMDQV write client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3CMDQVW 0x18f
|
|
/* EVNTQ write client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3EVNTQW 0x190
|
|
/* CMDQ read client mapped to SMMU3 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU3CMDQR 0x191
|
|
/* PTW read client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4PTWR 0x192
|
|
/* CTW read client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4CTWR 0x194
|
|
/* CMDQV read client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4CMDQVR 0x195
|
|
/* CMDQV write client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4CMDQVW 0x196
|
|
/* EVNTQ write client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4EVNTQW 0x197
|
|
/* CMDQ read client mapped to SMMU4 */
|
|
#define TEGRA264_MEMORY_CLIENT_SMMU4CMDQR 0x198
|
|
/* MGBE0 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE0R 0x1a2
|
|
/* MGBE0 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE0W 0x1a3
|
|
/* MGBE1 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE1R 0x1a4
|
|
/* MGBE1 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_MGBE1W 0x1a5
|
|
/* VI1 R5 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_VI1W 0x1a6
|
|
/* VI Falcon1 Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_VIFALCON1R 0x1a7
|
|
/* VI Falcon1 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_VIFALCON1W 0x1a8
|
|
/* ISP FALCON1 Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISPFALCON1R 0x1a9
|
|
/* ISP FALCON1 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISPFALCON1W 0x1aa
|
|
/* Read Client of RCE1 */
|
|
#define TEGRA264_MEMORY_CLIENT_RCE1R 0x1ab
|
|
/* Write client of RCE1 */
|
|
#define TEGRA264_MEMORY_CLIENT_RCE1W 0x1ac
|
|
/* SEU2 Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU2R 0x1ad
|
|
/* SEU2 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU2W 0x1ae
|
|
/* SEU3 Read client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU3R 0x1af
|
|
/* SEU3 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_SEU3W 0x1b0
|
|
/* PVA0 Falcon Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA0R 0x1b1
|
|
/* PVA0 Falcon Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA0W 0x1b2
|
|
/* PVA1 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA1R 0x1b3
|
|
/* PVA1 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA1W 0x1b4
|
|
/* PVA2 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA2R 0x1b5
|
|
/* PVA2 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_PVA2W 0x1b6
|
|
/* ISP3 Write client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP3W 0x1b7
|
|
/* ISP2 Read Client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP2R 0x1b8
|
|
/* ISP2 Write Client */
|
|
#define TEGRA264_MEMORY_CLIENT_ISP2W 0x1b9
|
|
/* EQOS Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_EQOSR 0x1bc
|
|
/* EQOS Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_EQOSW 0x1bd
|
|
/* FSI0 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_FSI0R 0x1be
|
|
/* FSI0 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_FSI0W 0x1bf
|
|
/* FSI1 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_FSI1R 0x1c0
|
|
/* FSI1 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_FSI1W 0x1c1
|
|
/* SDMMC0 Read mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_SDMMC0R 0x1c2
|
|
/* SDMMC0 Write mccif */
|
|
#define TEGRA264_MEMORY_CLIENT_SDMMC0W 0x1c3
|
|
/* Strongbox (SB) read client */
|
|
#define TEGRA264_MEMORY_CLIENT_SBR 0x1c6
|
|
/* Strongbox (SB) write client */
|
|
#define TEGRA264_MEMORY_CLIENT_SBW 0x1c7
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU0R 0x1c8
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU0W 0x1c9
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU1R 0x1ca
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU1W 0x1cb
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU2R 0x1cc
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU2W 0x1cd
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU3R 0x1ce
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU3W 0x1cf
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU4R 0x1d0
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU4W 0x1d1
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU5R 0x1d2
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU5W 0x1d3
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU6R 0x1d4
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU6W 0x1d5
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU7R 0x1d6
|
|
#define TEGRA264_MEMORY_CLIENT_HSS_MIU7W 0x1d7
|
|
#define TEGRA264_MEMORY_CLIENT_GMMUR2MC 0x1d8
|
|
#define TEGRA264_MEMORY_CLIENT_UCFELAR 0x1d9
|
|
#define TEGRA264_MEMORY_CLIENT_UCFELAW 0x1da
|
|
#define TEGRA264_MEMORY_CLIENT_SLCR 0x1db
|
|
#define TEGRA264_MEMORY_CLIENT_SLCW 0x1dc
|
|
#define TEGRA264_MEMORY_CLIENT_REMOTER 0x1dd
|
|
#define TEGRA264_MEMORY_CLIENT_REMOTEW 0x1de
|
|
|
|
#endif /* DT_BINDINGS_MEMORY_NVIDIA_TEGRA264_H */
|