Marco Felsch 22168675ba phy: dphy: add support to calculate the timing based on hs_clk_rate ...

For MIPI-CSI sender use-case it is common to specify the allowed
link-frequencies which should be used for the MIPI link and is
half the hs-clock rate.

This commit adds a helper to calculate the D-PHY timing based on the
hs-clock rate so we don't need to calculate the timings within the
driver.

Signed-off-by: Marco Felsch <m.felsch@pengutronix.de>
Acked-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>

2022-10-27 14:38:04 +03:00

..

tegra

…

omap_control_phy.h

…

omap_usb.h

…

pcie.h

phy: rockchip: Support PCIe v3

2022-09-04 20:35:48 +05:30

phy-dp.h

…

phy-lvds.h

…

phy-mipi-dphy.h

phy: dphy: add support to calculate the timing based on hs_clk_rate

2022-10-27 14:38:04 +03:00

phy-sun4i-usb.h

…

phy.h

…

ulpi_phy.h

…