Svyatoslav Ryhel 25056d1fe5 ARM: tegra: Switch DSI-B clock parent to PLLD on Tegra114 ...

[ Upstream commit 2b3db788f2 ]

PLLD is usually used as parent clock for internal video devices, like
DSI for example, while PLLD2 is used as parent for HDMI.

Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
Link: https://lore.kernel.org/r/20250226105615.61087-3-clamor95@gmail.com
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>

2025-05-29 11:02:28 +02:00

..

alpha

…

arc

…

arm

ARM: tegra: Switch DSI-B clock parent to PLLD on Tegra114

2025-05-29 11:02:28 +02:00

arm64

arm64: tegra: Resize aperture for the IGX PCIe C5 slot

2025-05-29 11:02:26 +02:00

csky

…

hexagon

…

loongarch

LoongArch: uprobes: Remove redundant code about resume_era

2025-05-22 14:29:45 +02:00

m68k

…

microblaze

…

mips

MIPS: Fix MAX_REG_OFFSET

2025-05-18 08:24:56 +02:00

nios2

…

openrisc

…

parisc

net: Fix the devmem sock opts and msgs for parisc

2025-05-09 09:50:49 +02:00

powerpc

powerpc/prom_init: Fixup missing #size-cells on PowerBook6,7

2025-05-29 11:02:26 +02:00

riscv

riscv: Call secondary mmu notifier when flushing the tlb

2025-05-29 11:02:14 +02:00

s390

hypfs_create_cpu_files(): add missing check for hypfs_mkdir() failure

2025-05-29 11:02:15 +02:00

sh

…

sparc

sparc/mm: avoid calling arch_enter/leave_lazy_mmu() in set_ptes

2025-04-20 10:15:48 +02:00

um

um: Update min_low_pfn to match changes in uml_reserved

2025-05-29 11:02:14 +02:00

x86

um: Store full CSGSFS and SS register from mcontext

2025-05-29 11:02:14 +02:00

xtensa

…

.gitignore

…

Kconfig

…